Assertion to check signal is toggling or not

SystemVerilog
,
8

In reply to ben@SystemVerilog.us:
Will this not work if I just want to check clk gating during assertion of en?


 assert((sys_clk|~en) == 0)
 else 
 $error("error:")