Assertion to check response of a request between two control signals

[rohitk]

In reply to ben@SystemVerilog.us:

Thanks Ben for explanation.