Assertion to check for the toggle (0->1) of a signal

SystemVerilog
,
9

In reply to ben@SystemVerilog.us:

Thank you Ben, I understand your point. But my requirement is,

Signal B should be only changed 1 time during Signal A’s assertion and de-assertion. Signal A may be asserted- de-asserted many time during simulation.

Regards,
Pratik