Assertion to check for the toggle (0->1) of a signal

SystemVerilog
,
3

In reply to ben@SystemVerilog.us:

Hi Ben,

Thank you for your suggestion.
I tried the same you suggested.
But I am getting the below error.
“Operator ‘eventually’ not supported.”
could you please suggest some other way?

thanks & regards,
sanjoy