Assertion to check duty cycle

SystemVerilog
,
1 
I want to add assertion to check duty cycle of clock using SVA. Please can somebody suggest a code.
2

In reply to kesav_apj:

https://verificationacademy.com/forums/systemverilog/checking-60-duty-cycle-clock