Assertion to calculate and verify time difference between 2 states

[PavanSP]

In reply to ben@SystemVerilog.us:

Thanks Ben, It is working!!