Verification Academy
Assertion on req and gnt signals
SystemVerilog
SVA
,
SystemVerilog
VE1
October 22, 2019, 5:11pm
3
In reply to
ben@SystemVerilog.us
:
Do we need handle “
exactly
two grant pulse” ?
show post in topic