Assertion for counting clock cycles during reset pulse

In reply to Srini @ CVCblr.com:

Hi Srini,

I like your solution really much, it’s simple and elegant.
Unfortunately the motivation is not to ensure the reset length, but to make sure that a possible ongoing transfer finishes. Because of this I prefer Ben’s solution for the reason he mentioned.