Assertion for counting clock cycles during reset pulse

[spoiledrabbit]

In reply to ben@SystemVerilog.us:

Thank you very much, with this update it works flawlessly.
The concept is really brilliant - perfect example of thinking outside the box, I think I will make good use of it in the future.