Assertion for checking clock alignment

[Mechanic]

In reply to ben@SystemVerilog.us:

Thanks for the informtion.
I would like to know can we write an assertion to check clock signal is toggling once the device if comes out of reset?
please guide me

Thanks in advance