Assertion for check SOP signal loss

SystemVerilog
,
3

In reply to ben@SystemVerilog.us:

You could add


p_eop_sop_eop: assert property(
          eop |-> sop[->1] ##0 eop[->1]);

Ben