Assertion for ACK and REQ

SystemVerilog
6

In reply to sjain12:

Thanks Jain for your reply,