Assertion for ACK and REQ

SystemVerilog
5

In reply to sjain12:

Good solution, I like it!
Ben systemverilog.us