Assertion Check

[rkg1]

In reply to ben@SystemVerilog.us:

Hi Ben ,

Thank you so much for you help and letting me know about how to debug the assertion using Event .
The Event trigger was very useful to see what is happing in simulation.

Thanks