Assertion :- check the signal is asserted whenever count value exceed to 64

SystemVerilog
,
5

In reply to ben@SystemVerilog.us:

Thanks Ben,
Yes, you are correct.
I missed de assertion checking at reference clock spec requirement.
( Which covered via ap_clk_loss_reset in your example ).