In reply to harsh pandya:
The concept of adding support logic is good.
I don’t believe that your solution works though.
FOr example, there is a requirement that This clock loss signal is de asserted at positive edge of reference clock The following does not even reference that signal.
(count > 64) |-> clk_lost[*1:$] ##1 (!clk_lost && count==0);
Ben