Verification Academy
Array of constraints challenge
SystemVerilog
SystemVerilog
,
SV
,
constraints-for-random-variables
,
systemverilog-Arrays
dave_59
February 22, 2017, 4:27pm
4
In reply to
gani
:
Try using
int unsigned
or
bit [31:0]
.
show post in topic