In reply to cgales:
Interesting suggestion. I am quite new to system verilog. I did a google search based on your suggestion and found this:
https://www.doulos.com/knowhow/sysverilog/tutorial/interfaces/
See the “Tasks in Interfaces” section at the end of the page. Is this a good example of what you are suggesting?
Thanks for your response.