APB write cycle assertion

SystemVerilog
,
3

In reply to ben@SystemVerilog.us:

Thanks Ben :) I understand there are lot of variables involved. I will write a directed testbench. Can you review the assertion i wrote and give feedback? I have attached the image.