Alternative for disable_iff (rst_n==0) in assert proprty

In reply to ben@SystemVerilog.us:

thanks for your response!