AHB Write data (HWDATA) Stability Check during AHB write waited states. (SVA)

SystemVerilog
, ,
1

Keep the HWDATA stable during waited transfer of AHB Write Access.

property detect_write_data_phase;
(hwrite) && (!hreadyout) |=> $stable (hwdata) until_with $rose(hreadyout)

endproperty