In reply to puttasatish:
But your Limitation is you can load data to your Registers only via parameters. This is a hard limitation.
My understanding is you hae a processor design with a few instructions. For this you do not Need any geister model in your UVM testbench.