In reply to ben@SystemVerilog.us:
Thanks, Ben. So, it seems one has to develop ‘satellite’ supporting code to augment the assertion. I understand.
In reply to ben@SystemVerilog.us:
Thanks, Ben. So, it seems one has to develop ‘satellite’ supporting code to augment the assertion. I understand.