The assertion is active although the signal hasn't changed from high to low

Question

My assertion is active at the first i_adc_start even though o_c_15k6 is low (not changed from high to low). I understand the assertion treats it as a change at the first i_adc_start (May be it treats that it's changed from x-0). How to avoid this

property acs_c_15k6_toggle_check_high_5c;
int v;
@(posedge i_adc_start) disable iff(i_en || i_start_seq)
 
$rose(o_c_15k6) |->if(i_c_15k6_freq == 2'b00) o_c_15k6[*8]
                   else if(i_c_15k6_freq == 2'b01) o_c_15k6[*16]
                   else if(i_c_15k6_freq == 2'b10) o_c_15k6[*32]
                   else if(i_c_15k6_freq == 2'b11) o_c_15k6[*64];
endproperty

Answer 1

Nandeesha

Full Access

9 posts

April 26, 2020 at 9:52 pm

In reply to Nandeesha:

Quote:

My assertion is active at the first i_adc_start even though o_c_15k6 is low (not changed from high to low). I understand the assertion treats it as a change at the first i_adc_start (May be it treats that it's changed from x-0). How to avoid this
property acs_c_15k6_toggle_check_high_5c;
int v;
@(posedge i_adc_start) disable iff(i_en || i_start_seq)

$rose(o_c_15k6) |->if(i_c_15k6_freq == 2'b00) o_c_15k6[*8]
else if(i_c_15k6_freq == 2'b01) o_c_15k6[*16]
else if(i_c_15k6_freq == 2'b10) o_c_15k6[*32]
else if(i_c_15k6_freq == 2'b11) o_c_15k6[*64];
endproperty

Although I have disabled when reset is low and used !$isunknown(o_c_3k9). It's still the same

@(posedge i_adc_start) disable iff(i_en|| !i_rst_n )
//($rose(o_c_15k6), v=clk_count_c_15k6)|-> (o_c_15k6 throughout (v>=0, v=v-1)[*0:$]) ##1 !o_c_15k6;
(!$isunknown(o_c_3k9) && $fell(o_c_3k9)) |->if(i_c_3k9_freq == 2'b00) !o_c_3k9[*32]
                   else if(i_c_3k9_freq == 2'b01) !o_c_3k9[*64]
                   else if(i_c_3k9_freq == 2'b10) !o_c_3k9[*128]
                   else if(i_c_3k9_freq == 2'b11) !o_c_3k9[*256];
endproperty

Answer 2

dave_59

Forum Moderator

9291 posts

April 27, 2020 at 9:22 am

In reply to Nandeesha:

Please use code tags making your code easier to read. I have added them for you.

From your previous questions, are you sure you mean to have i_adc_start as the clock?

— Dave Rich, Verification Architect, Siemens EDA

Answer 3

Nandeesha

Full Access

9 posts

April 29, 2020 at 8:13 pm

In reply to dave_59:

Sorry for the delayed response. Yes, I need to count the i_adc_start signal to check the stability of o_c_3k9 signal.

Answer 4

dave_59

Forum Moderator

9291 posts

April 30, 2020 at 8:53 am

In reply to Nandeesha:

How about creating a small runnable example?

— Dave Rich, Verification Architect, Siemens EDA

Languages & Standards

Methodologies

Techniques & Tools

Universal Verification Methodology (UVM)

Featured Courses

Additional Courses

Formal-Based Techniques

Analog/Mixed Signal

UVM Forum

SystemVerilog Forum

Coverage Forum

Additional Forums

Implementation Patterns

Specification Patterns

Pattern Resources

UVM Cookbook

Coding Guidelines & Deployment

Coverage Cookbook

Featured Webinars

On-Demand Library

Recording Archive

Conferences & WRG

Siemens EDA Learning Center

Blog & News

Verification Horizons Publication

About Us

Training

Portfolio

Explore

Siemens

Contact