UVM print topology in end of elaboration and start of simulation

UVM
,
1

We use print topology in end of elaboration and start of simulation what difference does it make between both, how does it differ?

2

In reply to Rohith.j@cap:

It makes no difference. After the build_phase, the topology is fixed.

3

In reply to dave_59:

ok Thank you