Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Featured & On-Demand

      • Continuous Integration - March 28th
      • Questa Verification IQ - April 11th
      • SystemVerilog Assertions
      • SoC Design & Functional Safety Flow
      • 2022 Functional Verification Study
      • Design Solutions as a Sleep Aid
      • CDC and RDC Assist
      • Formal and the Next Normal
      • Protocol and Memory Interface Verification
      • Webinar Calendar
    • On-Demand Library

      • Practical Flows for Continuous Integration
      • Lint vs Formal AutoCheck
      • The Three Pillars of Intent-Focused Insight
      • Formal Verification Made Easy
      • Fix FPGA Failures Faster
      • HPC Protocols & Memories
      • FPGA Design Challenges
      • High Defect Coverage
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Complex Safety Architectures
      • Data Independence and Non-Determinism
      • Hierarchical CDC+RDC
      • All On-Demand Recordings
    • Recording Archive

      • Aerospace & Defense Tech Day
      • Exhaustive Scoreboarding
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • Visualizer Debug Environment
      • Preparing for PCIe 6.0: Parts I & II
      • Automotive Functional Safety Forum
      • Siemens EDA Functional Verification
      • Improving Your SystemVerilog & UVM Skills
      • All Webinar Topics
    • Conferences & WRG

      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences
    • Siemens EDA Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Verification Horizons - July 2022
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us
    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
Ask a Question
UVM
  • Home
  • Forums
  • UVM
  • UVM driver does not drive a component of the interface

UVM driver does not drive a component of the interface

UVM 6661
UVM Driver 14
ramazankaan
ramazankaan
Full Access
3 posts
July 19, 2019 at 4:22 am

Hello,

In my system,

I have a port (which is not connected to the DUT) named LA_EN in the interface of my agent, the related code part in the interface is as follows:

interface example_if();
   bit LA_EN;
endinterface: example_if

I use LA_EN as a control bit to drive an inout signal, whenever the agent wants to drive a value into the DUT, I set this bit high, then drive the data and set the bit low again. At the top module of my testbench, I check the LA_EN, if the LA_EN is high, I connect the internally generated data_bus to the DUT, otherwise I drive HZ.

The related code part in the top module is as follows:

wire [16:0] data_bus_buffer;
 
DUT DUT_0(
            .data_bus (data_bus_buffer)
          );
 
assign data_bus_buffer = (top.example_if.LA_EN === 1'b1) ? example_if.data_bus : 16'hZZZZ;

The problem is that when I drive the LA_EN high or low in the driver, it does not really change its value in the waveform.

The related code part in the driver is as follows:

task exmaple_driver::run_phase(uvm_phase phase)
   example_seq_item req;
   exmaple_vif.LA_EN = 1'b0;
 
   forever begin
      seq_item_port.get_nex_item(req);
      case(req.example_op)
         3'b000: begin ****** end
         3'b001: begin ****** end
         3'b010: begin ****** end
         3'b011: begin ****** end
         3'b100: begin ****** end
         3'b101: begin ****** end
         3'b110: begin ****** end
         3'b111: begin 
                    example_vif.LA_EN <= 1'b1;
                    example_vif.data_bus <= req.data_bus;
                    example_vif.LA_EN <= 1'b0;
                 end
      endcase
      seq_item_port.item_done();
   end
endtask

Here I drive the LA_EN port, however the port always stays at low. I if drive the port before the "forever begin end" block, the port perfectly works.
Any idea on the problem?

Thank you..

Replies

Log In to Reply
chr_sue
chr_sue
Full Access
3846 posts
July 19, 2019 at 9:21 am

In reply to ramazankaan:

Two things:
(1) your driver does not progress in time,
(2) Do you really reach the case item 3'b111?

ramazankaan
ramazankaan
Full Access
3 posts
July 19, 2019 at 10:46 am

In reply to chr_sue:

Hi chr_sue, thank you for your answer,

1 - I can assure the timing from the waveform by seeing the data receiving state of the DUT is active when I try to send data, also the inout port data_bus is driven HZ by the DUT at this time.
2 - I place an info macro following line after the "example_vif.LA_EN <= 1'b1;". According to the info prompt in the transcript, the case item is reached and the LA_EN has taken its value (HIGH). The odd part is here. I can see from the info prompt that the LA_EN has taken its value high, however it is still low at that time in the waveform as appears.

As I am sure that the case item is reached, knowing that it works if I drive the port outside the case statement, what would be wrong?

I would like to add that I drive other ports in the other case items like resetting the DUT and these ports working precisely.

chr_sue
chr_sue
Full Access
3846 posts
July 19, 2019 at 11:25 am

In reply to ramazankaan:

It is confusing what you are writing. Look to this piece of code:

 3'b111: begin 
                    example_vif.LA_EN <= 1'b1;
                    example_vif.data_bus <= req.data_bus;
                    example_vif.LA_EN <= 1'b0;
                 end

You are setting LA_EN to 1#b1 and afterwards in the same time step to 1'b0.
What you see seems to be correct.
ramazankaan
ramazankaan
Full Access
3 posts
July 19, 2019 at 12:27 pm

In reply to chr_sue:

I thought that as a begin-end block is sequential, data_bus will transmit a value right after the LA_EN port is set to high and the LA_EN will be set to low again after the value is sent. But what you are saying seems logic, so do you suggest to put a little time delay between the statements or anything else?

Solution

Solution

chr_sue
chr_sue
Full Access
3846 posts
July 20, 2019 at 10:46 am

In reply to ramazankaan:

2 things:
(1) you are using non-blocking assignments. They will imediately continue afetr executed.
(1) A little delay would resolve your issue. But you should use a clocked design, i.e. adding a clock edge in between the 2 assigments.

Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA