UVM driver does not drive a component of the interface

In reply to chr_sue:

I thought that as a begin-end block is sequential, data_bus will transmit a value right after the LA_EN port is set to high and the LA_EN will be set to low again after the value is sent. But what you are saying seems logic, so do you suggest to put a little time delay between the statements or anything else?