Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time

    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification

    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • What’s New in Functional Verification from Mentor: 5-Part Web Seminar Series
      • Visualizer Debug Environment: 3-Part Web Seminar Series
      • Taking SystemVerilog Arrays to the Next Dimension
      • Events Calendar

    • On Demand Seminars

      • UVM Coding Guidelines
      • UVM 1800.2 & Updated UVM Cookbook
      • Debug
      • FPGA Verification
      • All On-Demand Seminars

    • Recording Archive

      • DVCon 2020 - Featured Presentations
      • DAC 2019 Session Recordings
      • Portable Stimulus from IP to SoC
      • Wilson Research Group - 2018 Results
      • All Recordings

    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • UVM Framework
      • Instructor-led Training

    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • Questa Simulation Coverage Acceleration Apps with inFact
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - March 2020
      • Verification Horizons - December 2019
      • Verification Horizons - June 2019
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
UVM
  • Home /
  • Forums /
  • UVM /
  • Usage of pair_ap from uvm_in_order_comparator

Usage of pair_ap from uvm_in_order_comparator

UVM 5202
#uvm 185 comparator 7 analysis port 14 tlm 10 Component construction 2
Jose_Iuri
Jose_Iuri
Full Access
9 posts
August 13, 2019 at 7:31 am

I want to connect another block on scoreboard that receives the transactions from the uvm_in_order_comparator. But i dont know how to do this. The link to the comparator class is uvm_in_order_comparator . My block that i want to construct is: 

class mul_analyzer extends uvm_component;
    `uvm_component_utils(mul_analyzer)
 
    mul_transaction tr_dut;
    mul_transaction tr_rm;
    uvm_analysis_export #(uvm_built_in_pair #(mul_transaction)) from_comparator;
 
    event begin_analyzer_task;
 
    int count;
 
   function new(string name = "mul_analyzer", uvm_component parent);
        super.new(name, parent);
        from_comparator = new("from_comparator", this);
        count = 0;
    endfunction
 
 
    virtual function void build_phase(uvm_phase phase);
        super.build_phase(phase);
    endfunction: build_phase
 
    virtual task run_phase(uvm_phase phase);
        super.run_phase(phase);
        forever begin
            @begin_analyzer_task;
            if(count >= 1000) begin 
                ...
            end
        end
    endtask: run_phase
 
    virtual function write (uvm_built_in_pair #(mul_transaction) t);
        tr_rm = mul_transaction::type_id::create("tr_rm", this);
        tr_dut = mul_transaction::type_id::create("tr_dut", this);
        tr_rm.copy(t.first);
        tr_dut.copy(t.second);
        count++;
        -> begin_analyzer_task;
    endfunction
 
 
 
endclass: mul8s_analyzer

But when i simulate shows that the connection between the ports are incompatible.

Replies

Log In to Reply
dave_59
dave_59
Forum Moderator
7740 posts
August 14, 2019 at 8:17 am

In reply to Jose_Iuri:

You're not very clear on where the transactions are coming from. uvm_in_order_comparator only recieves transactions, it does not send them. It think you meant you want to get the same transactions from the monitor that are being sent to the comparison. If so, you will need to show more of the environment.

- Dave Rich

Jose_Iuri
Jose_Iuri
Full Access
9 posts
August 14, 2019 at 10:09 am

Thanks for the answer Dave.

I solve the problem. In fact, i just want to connect the pair_ap form uvm_in_order_comparator to another block, i was very confuse with the use of uvm_built_in_pair. But i understand the concept and the usage of this class. I needed to change the comparator to an uvm_in_order_class_comparator, so the new block are this that connects o pair_ap from the comparator becomes:

class mul8s_analyzer extends uvm_component;
    `uvm_component_utils(mul8s_analyzer)
 
    mul8s_transaction tr_dut;
    mul8s_transaction tr_rm;
    uvm_analysis_imp #(uvm_class_pair #(mul8s_transaction, mul8s_transaction), mul8s_analyzer) from_comparator;
 
    event begin_analyzer_task;
 
    int count;
 
    function new(string name = "mul8s_analyzer", uvm_component parent);
        super.new(name, parent);
        from_comparator = new("from_comparator", this);
        count = 0;
    endfunction
 
 
    virtual function void build_phase(uvm_phase phase);
        super.build_phase(phase);
    endfunction: build_phase
 
    virtual task run_phase(uvm_phase phase);
        super.run_phase(phase);
        forever begin
            @begin_analyzer_task;
            ...
        end
    endtask: run_phase
    endfunction
 
    virtual function write (uvm_class_pair #(mul8s_transaction, mul8s_transaction) t);
        tr_rm = mul8s_transaction::type_id::create("tr_rm", this);
        tr_dut = mul8s_transaction::type_id::create("tr_dut", this);
        tr_rm.copy(t.first);
        tr_dut.copy(t.second);
        count++;
        -> begin_analyzer_task;
    endfunction
 
 
 
endclass: mul8s_analyzer

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock