Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Featured & On-Demand

      • Continuous Integration - March 28th
      • Questa Verification IQ - April 11th
      • SystemVerilog Assertions
      • SoC Design & Functional Safety Flow
      • 2022 Functional Verification Study
      • Design Solutions as a Sleep Aid
      • CDC and RDC Assist
      • Formal and the Next Normal
      • Protocol and Memory Interface Verification
      • Webinar Calendar
    • On-Demand Library

      • Practical Flows for Continuous Integration
      • Lint vs Formal AutoCheck
      • The Three Pillars of Intent-Focused Insight
      • Formal Verification Made Easy
      • Fix FPGA Failures Faster
      • HPC Protocols & Memories
      • FPGA Design Challenges
      • High Defect Coverage
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Complex Safety Architectures
      • Data Independence and Non-Determinism
      • Hierarchical CDC+RDC
      • All On-Demand Recordings
    • Recording Archive

      • Aerospace & Defense Tech Day
      • Exhaustive Scoreboarding
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • Visualizer Debug Environment
      • Preparing for PCIe 6.0: Parts I & II
      • Automotive Functional Safety Forum
      • Siemens EDA Functional Verification
      • Improving Your SystemVerilog & UVM Skills
      • All Webinar Topics
    • Conferences & WRG

      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences
    • Siemens EDA Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Verification Horizons - July 2022
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us
    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
Ask a Question
UVM
  • Home
  • Forums
  • UVM
  • Killing sequence error: [SEQREQZMB] The task responsible for requesting a wait_for_grant on sequencer

Killing sequence error: [SEQREQZMB] The task responsible for requesting a wait_for_grant on sequencer

UVM 6661
#uvm 278 #killing_sequence 1 #SEQREQZMB 1
Mohamed_TN
Mohamed_TN
Full Access
39 posts
June 21, 2019 at 8:59 am

Hi,

could somebody tells me how can I bypass the following uvm_error when I'm trying to kill a running sequence before getting ended normally, UVM reports the following error:

uvm_test_top.env.ahb_system_env.master[0].sequencer [SEQREQZMB] The task responsible for requesting a wait_for_grant on sequencer 'uvm_test_top.env.ahb_system_env.master[0].sequencer' for sequence 'default_parent_seq' has been killed, to avoid a deadlock the sequence will be removed from the arbitration queues

Many thanks,
Regards,

Replies

Log In to Reply
dave_59
dave_59
Forum Moderator
10663 posts
June 21, 2019 at 10:21 am

In reply to Mohamed_TN:

It really depends on why your are killing your sequences and what state they might be in when getting killing. You may need to call stop_sequences() on the sequencer. And you have to make sure your drives are in correct state as well.

See this discussion for other issues.

— Dave Rich, Verification Architect, Siemens EDA

Mohamed_TN
Mohamed_TN
Full Access
39 posts
June 21, 2019 at 11:04 am

In reply to dave_59:

thanks Dave, I'm killing my sequence because something wrong is detected (functionally) and I need to stop it, I've used seq.kill() and sequencer.stop_sequences() with both I got the same error message (with sequencer.stop_sequences() the simulator stuck), for the driver state how can I identify it?

Thanks,

dave_59
dave_59
Forum Moderator
10663 posts
June 21, 2019 at 12:13 pm

In reply to Mohamed_TN:

Without seeing any more code are a lot more details, it will be difficult to help you. I suggest finding where your simulation is stuck when adding stop_sequences.

— Dave Rich, Verification Architect, Siemens EDA

chr_sue
chr_sue
Full Access
3846 posts
June 21, 2019 at 1:27 pm

In reply to Mohamed_TN:

Quote:
In reply to dave_59:

thanks Dave, I'm killing my sequence because something wrong is detected (functionally) and I need to stop it, I've used seq.kill() and sequencer.stop_sequences() with both I got the same error message (with sequencer.stop_sequences() the simulator stuck), for the driver state how can I identify it?

Thanks,

I think it is always not a good idea to kill or stop a sequence. It looks like you are in the phase of developing sequences. If something goes wrong you should reduce the number of cyles you are running and then debugging the issue. Killing a sequence will never point you to the cause of the problem.

Mohamed_TN
Mohamed_TN
Full Access
39 posts
June 21, 2019 at 2:09 pm

In reply to dave_59:

I will try soon giving an example simplifying the case of issue

Mohamed_TN
Mohamed_TN
Full Access
39 posts
June 21, 2019 at 2:15 pm

In reply to chr_sue:

Thanks chr_sue,

In fact what I mean by something wrong is a something described in the specification when the normal sequence is running and an event is occured the sequence must be stopped, then the issue has to be managed and sequence must be restarted I did not find other solution than stopping tbe sequence,

chr_sue
chr_sue
Full Access
3846 posts
June 21, 2019 at 10:14 pm

In reply to Mohamed_TN:

Yourr sequence body task has a loop running. Have a break statement inside this loop leaving the break when the event occurs. This is just simple.

Mohamed_TN
Mohamed_TN
Full Access
39 posts
June 24, 2019 at 3:43 am

In reply to chr_sue:

I tried fork with disable fork I got the same error, disable fork and kill have the same effect.

chr_sue
chr_sue
Full Access
3846 posts
June 24, 2019 at 5:14 am

In reply to Mohamed_TN:

With disable for you are stopping the process running in the fork/join. It is a different mechanism but the the same result.

Mohamed_TN
Mohamed_TN
Full Access
39 posts
June 24, 2019 at 8:09 am

This is an example of code similar to my case just to simplify the issue:

the following is the main virtual sequence implementing a normal behavior:

class seq1_vseq extends uvm_sequence;
 
  uvm_reg_seq seq1;
  vip_seq seq2;
 
  `uvm_object_utils(seq1_vseq )
 
  function new(string name="seq1_vseq ");
    super.new(name);
  endfunction : new
 
  virtual task body();
    uvm_status_e status;
    uvm_reg_data_t value;
    int k_idx;
 
    seq1 = uvm_reg_seq ::type_id::create("seq1 ");
    seq2 = vip1_seq ::type_id::create("seq2");
 
    fork
      forever
        seq2.start(p_sequencer.vip1_seqr, this);
      seq1.start(p_sequencer.ahb_seqr, this);
    join_any
  endtask : body
endclass: seq1_vseq 

the following one is a special sequence that will call for the above sequence to implement a special behavior which is the normal behavior of above virtual sequence that will be interrupted by a special event:

class seq1_with_abort_event_vseq extends uvm_sequence;
  seq1_vseq vseq1;
 
 `uvm_object_utils(seq1_with_abort_event_vseq )
 
  function new(string name="seq1_with_abort_event_vseq ");
    super.new(name);
  endfunction : new
 
  virtual task body();
 
    vseq1 = seq1_vseq::type_id::create("vseq1");
 
    fork
      vseq1.start(p_sequencer, this;
    begin
      wait (abort == 1);
      vseq1.kill();
      //some code to handle the abort event
      //we restart the vseq1 again after treating the abort event
      vseq1.start(p_sequencer, this));
    end 
  join
endtask: body
endclass: seq1_with_abort_event_vseq 

the uvm_error issued by seq1 (called in seq1_vseq) sequencer.

To answer chr_sue about why I did not use a break statement when the abort event occurred inside the sequence (seq1_vseq)) that I will stop or kill, in fact the two processes are separated I wanted to do something clean and reusable since seq1_vseq just one example I have many like it in my case, so I implemented all normal behaviors in each sequence then for the abort event I called a sequence each time with the abort event in a new sequence (seq1_with_abort_event_vseq ), it may not be the perfect approach but I found it more clean and simple to understand and debug.

chr_sue
chr_sue
Full Access
3846 posts
June 24, 2019 at 8:23 am

In reply to Mohamed_TN:

2 questions:
(1) where d9oes the abort variable does come from?
(2) your vip1_seq is running forever togetzerr with your reg_seq in a fork/join_any. Is this your intention?

Mohamed_TN
Mohamed_TN
Full Access
39 posts
June 24, 2019 at 8:33 am

In reply to chr_sue:

1) I just put it to simplify but it can be anything come from virtual interface or anywhere in the environment

2) yes

chr_sue
chr_sue
Full Access
3846 posts
June 24, 2019 at 10:27 am

In reply to Mohamed_TN:

Your sequence should never have a connection to the virtual interface.
which tydata type is the avort variable? Is it an event or what is it?

dave_59
dave_59
Forum Moderator
10663 posts
June 24, 2019 at 11:33 am

In reply to Mohamed_TN:
Perhaps these articles on On-the-Fly reset could help. They're old, but may be still might be relevant.

http://verificationhorizons.verificationacademy.com/volume-8_issue-2/articles/stream/on-the-fly-reset_vh-v8-i2.pdf

https://verificationacademy.com/verification-horizons/november-2014-volume-10-issue-3/Controlling-On-the-Fly-Resets-in-a-UVM-Based-AXI-Testbench

http://events.dvcon.org/2012/proceedings/papers/02_2.pdf

— Dave Rich, Verification Architect, Siemens EDA

Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA