timedelay
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| Assertion to check signal will go high for one clk cylce after 1us of state change |
|
7 | 4321 | December 21, 2018 |