systemverilog-parameter
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| Input variable is being taken as 1 bit instead of parametrized width |
|
4 | 1544 | September 7, 2015 |