Zero bit width array?

SystemVerilog
,
8

In reply to Mark Curry:

Dave, Understood. Re-answering your questions:

  1. We could come up with new syntax and I can use a macro (similar to what Mark suggests) to take care of this.

  2. It could have a value of 0.