In reply to chiragg:
Can’t remove support for existing Verilog features, especially when all simulators already support it, and this was in the original Verilog 1.0 specification. I can assure you people use it.
Synthesis tools optimize away signals when all of their possible values has no effect on results. A signal always needs a value.