Wrong rounding the result of division

SystemVerilog
, ,
3

In reply to cgales:

So how can I do it?