In reply to ben@SystemVerilog.us:
The last solution proposed allows to detect falling edges of bus signals, so it is in line with my request.
Having the possibility of looping in sequence and property definitions would help, however, in such situations. After all it is only syntactic sugar, since one could write equivalent but longer code by hand.
Thanks for your help,
Lanfranco