Writing a sequence within a sequence

SystemVerilog
, ,
2

In reply to ak180:

It would help to create a complete example that we can try, and explain what the second two diagrams do that you think they should not be doing.