Verification Academy
Writing a concise constraint for setting variable number of LSB's depending on another random variable
SystemVerilog
SystemVerilog
,
systemverilog-constraint
,
randomization
dave_59
May 21, 2021, 3:02pm
2
In reply to
rahulkumarbudhwani
:
myVar < (1<<set_bits)
show post in topic