Write a monitor code for 5 stage pipeline in which if in 1st clk valid signal is high then in 2nd cycle signal1 goes high and in 3rd cycle signal 2 goes high and so on signal 3 and signal 4

UVM
,
2

In reply to pghosh:
What is your question? We are not going to do your assignment for you.