In reply to ben@SystemVerilog.us:
What seems to work for me as well is this:
ap_dis_sync: assert property(@(posedge clk)
disable iff ($sampled(rsti_i)) // sample `rst_i` at the beginning of the simulation tick
@Ben: Do you see anything wrong with that?