Wire vs. Logic in SV Interface

[ben2]

See my response, with examples, at
Http://verificationacademy.com/forums/systemverilog/assigning-interface-net-type-signals-class

Ben Ben@systemverilog.us