Will forcing an assigned wire also force the assignee?

SystemVerilog
4

In reply to dave_59:

The output of your code is

a: 1
b: 0
a: 0
b: 0

not

a: 1
b: 1
a: 0
b: 0

why?