You are asking a hardware / architecture question in a verification forum.
My guess would be that the turnaround time for a read followed by a write or a write-read is faster if there are separate buses. Switching between a initiator to a responder and back might take too much time vs. dedicated lines.