In reply to designer007:
SystemVerilog has a default initial random seed that can be set from the tool command line. (Questa has -sv_seed random). This applies to $urandom but not $random. See section 18.14 Random stability in the IEEE 1800-2017 SystemVerilog LRM