Verification Academy
Why time data type is 4-state?
SystemVerilog
SystemVerilog
Sv-hustler
August 28, 2019, 2:35pm
3
In reply to
cgales
:
Thank you
show post in topic