Why time data type is 4-state?

SystemVerilog
2

In reply to Sv-hustler:

‘time’ is just a data type. It is possible that a variable with that data type is unassigned, resulting in a value of 'x.