Why system verilog does not allow always block in program scope?

SystemVerilog
7

In reply to dave_59:

Hi,

The $finish statement can be able to call in always block right, then why we cant terminate the process created by the always block as like initial/forever block.