Can you please explain why only initial block is allowed in program scope ?

The program block came from the Vera verification language that was donated to SystemVerilog. In Vera, a program was a single procedure that represented the “test”. Your test was started at time 0 and when the test terminated, the program terminated the simulation. If you needed multiple test thread…

In reply to dave_59 : Thanks dave

In reply to vybhava : Thanks Dave…Good Explaination

In reply to akghona : Hi, Suppose if we use forever in program block, what will happen. what is the difference between always and forever. I think this is very very basic doubt, But Please clarify this. Thanks, Karalamoorthy

In reply to karala.pandi : For the most part, there is no behavioral difference between always begin @(posedge clk) $display("at the posedge of clk"); end and initial begin forever @(posedge clk) $display("at the posedge of clk"); end It is mainly a difference in…

In reply to dave_59 : Hi, The $finish statement can be able to call in always block right, then why we cant terminate the process created by the always block as like initial/forever block.

In reply to cas_mems : You can also terminate the always process by holding the power button down on your computer, but that wouldn’t be very graceful, would it? $finish will terminate all processes, not just the always block. There are many different ways of describing the same behavior in any lan…

In reply to dave_59 : Thanks Dave

In reply to dave_59 : Why this program block has limitation on join_none/join_any program test; initial begin fork $display($time, " a"); #10 $display($time, " b"); #20 $display($time, " c"); $display($time, " d"); join_none $display($time, " e"); …

In reply to vamsi.int@gmail.com : Read the paragraph labeled ‘3.’ in my blog: Are Program Blocks Necessary?

IMPORTANT NOTICE: Please be advised that the Verification Academy Forums will be offline for scheduled maintenance on Sunday, November 8th at 3:00 AM US/Pacific.

Verification Academy

Why system verilog does not allow always block in program scope?

SystemVerilog

dipan September 1, 2014, 1:10pm 10

In reply to cas_mems:

thanks Dave.