IMPORTANT NOTICE:
Please be advised that the Verification Academy Forums will be offline for scheduled maintenance on Sunday, September 14th at 1:00 US/Pacific.
Verification Academy
Why system verilog does not allow always block in program scope?
SystemVerilog
SystemVerilog
dipan
September 1, 2014, 1:10pm
10
In reply to
cas_mems
:
thanks Dave.
show post in topic