Why first_match does not work?

SystemVerilog
, ,
2

In reply to mlsxdx:

you are probably looking for


$rose(sub_int) && (!merged_int) && int_en |-> ##[1:5] $rose(merged_int);