Why do we need virtual interface in UVM?

In reply to Sreedhar Pothuraju:

https://verificationacademy.com/forums/systemverilog/why-do-we-need-virtual-interfaces-system-verilog#reply-52585

See my DVCon paper: The Missing Link: The Testbench to DUT Connection