What is the purpose of using "program block" in Systemverilog?

SystemVerilog
,
3

In reply to dave_59:

In reply to sylee:
There is no need to use program blocks. Please see Are Program Blocks Necessary? - Verification Horizons

Thanks, Perfectly Cleared.